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I. INTRODUCTION
P HASE-CHANGE memory (PCM) has been investigated as a nonvolatile memory since the late 1960s, when the first Ovonic threshold switching (OTS) phenomenon was measured by Ovshinsky [1] . Since then, thousands of papers have been published, investigating the OTS effect and PCM for several different applications as a solid-state memory [2] , [3] . PCM stores information by using the large resistivity contrast between amorphous (high resistivity, reset) and polycrystalline (low resistivity, set) states of the phase-change material. The cell is programmed and read using electrical pulses, which generate heat mostly via Joule heating to induce phase transformation in the phase-change material within the memory cell. The OTS effect allows switching between the states as PCM cells are programmed and read by applying electrical pulses, which change the phase-change layer temperature accordingly. A fast (∼50 ns) high-temperature pulse is used to amorphize the PCM into the highresistance reset state, while a long (∼100 ns-10 ñs) medium-temperature pulse above the crystallization temperature is used to crystallize the PCM into the low-resistance set state. Read does not generate much heat/temperature in the phase-change layer [2] .
the threshold switching reduces the resistance of the phasechange layer and allows a large current density to be generated, thereby driving the Joule heating. An example structure of a typical mushroom PCM device is shown in Fig. 1(a) . To reset the PCM cell into the amorphous phase, the programming region is first melted and then quenched rapidly by applying a large electrical current pulse for a short time period (typically <50 ns). To set the PCM cell to the crystalline phase, a medium electrical current pulse is applied for 100 ns-10 µs, annealing the programming region at a temperature between the crystallization temperature and the melting temperature. To read the state of the cell, a small electrical bias is applied to measure the resistance without disturbing the cell. The resulting temperatures generated in the phase-change layer for set, reset, and read pulses are summarized in Fig. 1(b) [2] . The phase of the material determines the memory layer's electrical resistance, spanning 2-3 orders of magnitude. PCM has several characteristics, which make it a strong candidate for the next generation of memory, such as scalability, high reliability, long endurance, multiple programming resistance states, and low device-to-device variation [2] - [6] .
PCM research and development have focused on the following key issues: methods to reduce power consumption, maximize bit density, improve cell endurance, minimize resistance drift, and reduce thermal crosstalk. Several engineering design choices have been investigated and have opened up areas, which can further improve PCM. As the understanding of PCM and its performance has developed, the community has converged on the use of PCM as a storage-class memory (SCM). As an SCM, the goal is to complement the existing memory hierarchy and operate at a performance and cost between that of NAND flash and DRAM [7] . Specifically, two spaces exist for PCM to enter the market: a storage-type SCM, where the cost is the primary driver, and it operates as a faster, higher endurance NAND flash. And a memory-type SCM, where the primary focus is on write speed, so that it is similar to DRAM with the added nonvolatility benefit [8] .
In Section II, we will give a brief overview of the history of the PCM field, the discovery of the OTS, renewed interest due to the scaling trend, and initial promises as a universal memory, and finally the identification of PCM as an SCM. In Section III, we will explore key advances that were made in the community, specifically relating to scaling, cell design, thermal engineering, material exploration, and storing multiple levels per cell (MLC). Finally, in Section IV, we will discuss the prospective opportunities, which lie ahead and describe what directions the research community may take in the next few years, based on key findings in previous years.
II. HISTORICAL PERSPECTIVE
There are approximately three different time periods demarcated by the understanding and application of PCM: 1) the discovery of phase-change phenomenon in chalcogenides and the core physics of switching leading to its adoption as optical rewritable storage; 2) the early emergence of PCM as a high-speed nonvolatile universal memory with reduced energy consumption with scaling; and 3) the development and adoption of PCM as an SCM and subsequent refinement of its performance.
A. Early Physics Exploration and Optical Rewritable Memory
PCM was first discovered by Ovshinsky [1] in the late 1960s. He first measured an OTS phenomenon when a device was found to switch to a highly conductive state after a threshold voltage was reached and the device would stay in a conductive state so long as a holding voltage was applied. Once the holding voltage was removed, the device returned to the highly resistive state. These early devices were created with the chalcogenide, Te 48 As 30 Si 12 Ge 10 . In this same work, it was noted that a structural/permanent change could be created by using samples with reduced arsenic content [1] . Further work by Ovshinsky and his peers identified that this permanent memory effect could be repeatable and was caused by an atomic rearrangement, creating a conductive region between the two electrodes [9] . It was quickly identified that 10 8 switches were possible, but the switching times were much slower than the OTS switching speeds (10 −3 versus 10 −10 s) [10] , [11] . Throughout the 1970s, significant work was done to understand and study the OTS effect and how electrical/thermal models could be used to explain the sudden resistance change [12] . However, the field remained mostly as an interesting physics exploration area, since the high energy, 2-8 J for set and reset operations, required to switch the devices was identified as a major roadblock for PCM as highdensity storage [11] , [13] .
At a very similar time, PCM devices were found to respond to optical stimuli and could be programmed via flashlamp exposure with 400-J, 0.6-ms reset pulse and 200-J, 3-ms set pulse [11] . Optical programming took off with phase-change materials eventually being the key enabler for rewritable CDs and DVDs as the programmable data storage media in the 1990s and 2000s [14] . Optimization for the optical storage application led to the optimization of phase-change materials toward GeSbTe-based chalcogenides for fast and nonvolatile switching [15] . From 1970 to 2000, phase-change materials were studied for their switching mechanisms, but little success was found for creating high-density solid-state memory.
B. Promises of a Universal Memory
In the early 2000s, PCM was reevaluated as a stand-alone memory and an embedded memory. PCM showed potential to have switching speed, resistance window, and scalability competitive to DRAM while also being nonvolatile (much longer retention time) and maintaining much stronger write endurance than flash. Additionally, the primary issue, reset write energy, scaled with feature size and thus continued to decrease with dimension [16] . Early on, this memory technology was referred to as the Ovonic unified memory, since it was believed that it could serve as a universal memory replacing both flash and DRAM, with a nonvolatile, faster switching, and higher density technology. However, NAND flash exploded into the consumer market with extremely low costs starting near 2009 and DRAM continued making incremental improvements to perform well in the market. As such, PCM was not adopted for widespread use in the market. Instead of being "universal" in the sense of possessing all the advantages of DRAM and flash simultaneously, PCM turned out to have speeds and endurances worse than DRAM and was unable to scale the density as quick as NAND flash.
The main limiter for PCM density during this time period was the high reset currents (200 µA-1 mA), thereby placing a stringent requirement on the selector devices [2] . Various devices structures minimized the heater contact area in order to reduce the phase-change volume melted, thus decreasing the current required. This approach proved to also reduce the area required by selector devices, but still required large 7-16 F 2 cell sizes. During this time, works on thermal confinement and development of phase-change materials were attempted to improve the retention, endurance, set time, and reset energy. Also, resistance drift was identified as a significant barrier for MLC devices, since the resistance shift of each cell was uniquely time-dependent and increased cell-to-cell variability. The physics of resistance drift was explored to better understand and then mitigate the effect of drift. The progress to date on each of the various works will be described further in Section III.
C. Realization of Storage-Class Memory
As the understanding of PCM improved, the field began to understand it not as a planar NAND flash replacement (which is being replaced by 3-D NAND), but as a complementary memory technology, which will have performance and cost tradeoff between that of DRAM and NAND [7] . Fig. 2 shows the access time versus cost of various memory technologies and the desired range of operation required for SCM. A space has opened up where devices with both <10-µs access times and low <$1/GB die cost can enter and complement the existing market. This performance gap has widened in past years as the existing memory devices have focused on different goals. DRAM has improved circuit and data bus protocols to improve the speeds, while NAND flash has focused on cost reduction [18] . This gap will be further exacerbated by the adoption of 3-D NAND, which will drive the densityaccess time tradeoff even further toward the low-cost, slower access-time corner. As such, there is room for new nonvolatile memories to behave either as a storage-type SCM, where the memory competes as a faster, higher endurance NAND flash, or a memory-type SCM, where the memory competes as a nonvolatile, but potentially slower DRAM [8] . Other memory types are also competing for this market, specifically resistiveswitching random access memory [19] and magnetoresistive random access memory [20] . Other applications also exist, including embedded memory [16] , which have a stronger demand on speed and power reduction as well as neuromorphic computing, which can use the multiple resistance states to store weights for a neural network [21] - [24] , but they are not the focus of this discussion.
In order for PCM to be a suitable storage-type SCM, improving density is the primary objective, since the cost will have to be below that of DRAM and competitive with NAND flash [25] . Sub-10-nm feature-size devices, high-density 4-6 F 2 structures, multiple stable resistance states, and low power/reset current density <1 MA/cm 2 are all necessary to improve the overall density. Of secondary importance is reducing crosstalk between neighbor cells without causing the devices to operate slower than NAND flash. On the other hand, for PCM to be a suitable memory-type SCM, the access time is of primary importance, since the devices have to compete with DRAM speed. For this application, high endurance (≥10 12 cycles) as well as fast reset and set speeds (<50 ns) are primary focal points of research while high density, low power, and long retention are of secondary importance. PCM has made several large improvements in the last 15 years and is now capable of meeting requirements of both of these SCM applications.
III. KEY TECHNOLOGY DISCOVERIES
The general areas of research, which have been explored by the community, have aimed to reduce the power consumption, improve endurance, decrease set time, lower thermal crosstalk, and increase the density of PCM. Several key findings have pushed the field to its current state. The overarching themes which have emerged are: 1) scalability for high-density devices and power reduction with scaling; 2) various cell designs for low power and high density; 3) thermal engineering of the electrodes and dielectric to create low-power PCM; 4) material exploration for overall improved speed, endurance, retention, write window, and reset current; and 5) multiple stable resistance levels per cell for higher density enabled by understanding resistance drift.
A. Scalability and Power Reduction With Scaling
One of the key advantages of using PCM compared with other traditional memory technologies is its scalability. For PCMs, the memory state is stored as the phase of the material. As far as scalability is concerned, PCM devices can still electrically switch between states at sizes of the order of ∼1 nm. This was demonstrated using ultrathin bridge PCM structures (3-nm-thick, 60-nm 2 contact area) [27] , PCM with carbon nanotube (CNT) electrodes (bottom electrode diameter: ∼2 nm) [28] - [30] , and other extremely scaled devices [31] . Higher density arrays with 7.5 nm × 20 nm contact areas [32] , [33] have also been demonstrated. The limitation on memory cell dimensions will likely come from the selector device or from the lithography, rather than from the fundamental PCM physics [5] , [34] .
Since PCM operates by storing the information in the phase of the material, as the device dimensions scale, so does the effective volume, which is melted and thus the power required to program. This is a key advantage of PCM, because the required current density remains constant with feature size downscaling. As shown in Fig. 3 , the energy required for the reset operation shows an inverse scaling relationship [5] with the contact area and feature size of the PCM [26] . Highly scaled sub-10-nm 2 contact areas devices experimentally demonstrated power reduction toward the single pJ and µA range [26] , [28] - [30] .
B. Cell Design
An ideal cell design for commodity memory PCM should have both high device density and low power consumption. heater/bottom electrode and a planar phase-change layer that is larger than the heater/bottom electrode. Confined cells are defined as devices that pattern the phase-change layer with the same dimensions as the heater, and thus, the phase change layer is confined by dielectrics in two of the three dimensions. Edge cells use a nonlithographic technique to form at least one of the heater dimensions. Adapted from [26] .
High device density reduces the cost, while low power consumption reduces the space used on peripheral components. Specifically, for each memory cell in an array, a selector device is required to uniquely address each of the cells. A selector device is preferably a two-terminal switch, which behaves similar to a diode with large drive current in the ON-state and low OFF-state current below a certain threshold voltage [35] . Present selector devices have difficulty providing the drive current required for PCM unless larger device areas are used, directly going against the desire for high density. A transistor can also serve as a selector, but since a transistor has three terminals, it has a footprint of at least 6 F 2 . The transistor width also has to be wide enough to provide the current required for programming the PCM. In addition, in order to have higher array efficiency (less area occupied by peripheral circuitry), longer wordline/bitlines are preferred for the memory array, the size of which are limited by the current required to program the memory cell due to IR drop along the wordlines/bitlines [36] .
In many of the initial works done on PCM, the most common structure was the mushroom cell. Fabrication of the mushroom cell involved patterning a minimum featuresize heater, which acted as a current confinement region for inducing Joule heating and guided the current into the phasechange layer. Fig. 1(a) shows an example of this structure. One major issue was that the drive current requirement on the memory selector device was very demanding, requiring on average ∼40 MA/cm 2 [2] , and thus required larger selector devices (which ultimately limit the scaling). In order to reduce the drive current, approaches that minimize the melted PCM volume by device structure design, thermal engineering (Section III-C), or material innovation (Section III-D) were needed. Leveraging the first technique, the investigated structures early on often tried to minimize PCM volume at the cost of larger overall device footprints. Thus, the cells could be described by two relevant dimensions: 1) the PCM/bottom electrode contact area that determines the power required to switch and 2) a lithographic patterning feature size (that is related to the "technology node") that determines the total device area required and, hence, the device density [5] . Table I summarizes the reported structures and their associated contact area, technology node, and required current.
Edge-contact-type and µ-trench cells were first developed with 0.24-µm-90-nm technology nodes, showing low reset currents, since one of the critical contact area dimensions was defined by film thickness of the phase-change layer or the heater, respectively, thus allowing significantly reduced PCM volume melted compared with the volume that could be patterned by the minimum lithographic feature size [39] , [41] , [42] . But these structures required larger areas as they all have lithographically larger planar footprints than the mushroom cells. Further works included similar minimal critical contact areas that were below the lithographic feature size, such as cross-spacer and self-aligned µ-trench "wall" structures. The cross-spacer structure had critical contact dimensions constrained by the film thickness of the phasechange layer in one direction and heater in the other [45] . The self-aligned µ-trench wall structures also use the sidewalls to define the minimum feature size, while the other dimension was defined by lithographic patterning. The wall structure uses one less lithographic step compared with the µ-trench structure while also allowing better lithographic alignment tolerances. It has high endurance, long retention and can be programmed with 200-µA reset currents for a ∼7 F 2 cell size in 45-nm technology [43] . At its core, all of these techniques aimed to minimize the contact area between the bottom electrode and the phase-change layer, and thus, programming current required to switch these devices.
Combining the use of thermal engineering and material innovation enabled devices with <5-MA/cm 2 current densities [42] , [48] , [49] . With lower reset currents, the community became less focused on using the structure to minimize the bottom electrode area and more focused on increasing device density by developing a 4-6 F 2 device structure while reducing thermal crosstalk. To this end, most of the community converged on either continued use of conventional mushroom cells with highly scaled heater electrodes or dashtype/confined/pillar structures where the phase-change layer was patterned in the same step as the heater/bottom electrode. In these structures, the bottom electrode is defined by lithography and not by the film thickness. Fig. 4(b) shows the confined cell. The main advantage of the confined cell is that the reset current density is highest in the phasechange region and, thus, can reduce by 65% compared with similar sized mushroom cells [32] , [46] , [50] . Furthermore, thermal crosstalk between neighbor cells is improved compared with mushroom cells, since the thermal resistance between cells is increased. This is owing to increased thermal boundary resistances as well as physical separation of the phase change material between cells [51] . Self-aligned CVD PCM cells with 7.5 nm × 30 nm phase-change layer/heater dimensions were fabricated, and they consumed 160 µA for reset currents [32] . Additionally, some works have even started to integrate the selector device into the heater region [52] . One of the key limitations of confined structures is that they require the atomic layer deposition (ALD)-or CVD-based deposition techniques. Because the phase-change layer must be deposited into a small patterned gap, conformal Fig. 4 . Schematic of a typical (a) mushroom and (b) confined cell. Arrows represent heat loss paths and energy stored in the phase-change layer during reset operations in the respective cells. The primary heat loss path in the mushroom cell is through the bottom electrode, whereas most heat loss from the confined cell is through the isolation dielectric. Adapted from [37] and [38] .
deposition techniques must be used. As a result, this greatly increases the difficulty of trying nontraditional phase-change layers, since extensive work is required to develop a proper ALD or CVD chemistry.
Another interesting structure, which has emerged, is the transistor chain structure. This structure has a phase-change layer that is in parallel with the transistor chain. The transistors in the chain can be locally turned ON or OFF to individually target regions of the phase-change layer. By using a novel access technique, a small volume is melted, resulting in low write currents (45 µA), 4 F 2 scalability, and individual addressability to its various cells [34] . In particular, this structure can be used to build a 3-D PCM array [53] , [54] .
C. Thermal Engineering
Further reduction in power can be attained by minimizing the heat loss to the surrounding structure. In many thermally unoptimized devices, >99% of the heat is lost to the surrounding structure [37] , [38] . This means that most of the heat generated inside the cell ends up heating up the nearby oxide and metal lines. Fig. 4 shows the fraction of heat lost through various paths in mushroom and confined cells. For the mushroom cells, most of the heat is generated at the interface between the patterned contact and the phase-change layer because of current confinement. Heat energy is then primarily lost through the bottom electrode as this is the most thermally conductive path from the interface [37] . Confined cells instead have most of the heating dissipated in the bulk of the phase-change layer. Thus, most of the heat is loss through the dielectric, since the dielectric contact area is much larger than the electrode contact areas [38] .
Thermally resistive electrodes, oxides, and boundaries can be used to confine heat within the different cell types and minimize heat wasted. To this end, various electrodes, such as TiN/TaN multilayers [55] , fullerenes [56] , and graphene [57] , have all been tried, showing a 90% power reduction, 75% current reduction, and 40% current reduction for reset operations compared with control devices with standard electrodes, respectively. Additionally, dielectric multilayers are currently being investigated for replacing the isolation dielectric [38] , [58] . Each of these works has shown reduced power consumption by increasing the thermal resistances of the structure. Furthermore, as devices are scaled down more aggressively, the thermal boundary resistances between layers constitute a larger component of the total thermal resistance. This means that PCM devices will have even lower power at smaller dimensions [59] , [60] .
D. Material Exploration
A wide variety of materials have been developed, which aim at improving the desired phase-change properties. The most-promising areas are doped GeSbTe, new materials with composition deviations from GeSbTe, ALD-or physical vapor deposition (PVD)-based materials, and finally superlattice phase-change materials. Table II compares the reset current, reset speed, set speed, endurance, and retention of each of these materials. All of the following comparisons are made relative to sputtered Ge 2 Sb 2 Te 5 (GST). N-doped GST shows a reduction in reset current by ∼4-8× and a significant improvement in the data retention (up to ten years at 120°C
), but with longer set times as a tradeoff ∼80-200 ns [61] . A Ga-Sb-Ge material was studied and showed significantly improved ten-year data retention up to 220°C, while still exhibiting strong 80-ns set speeds and 10 9 cycles [62] . In general, using phase-change materials with high crystallization temperatures results in higher retention at the cost of slower set times, since the bonds are both harder to form and break [61] . A strong retention is valuable for automotive applications involving high operating temperatures [62] . The result of using GeBiTe (<15% Bi) is a 10× improvement in resistance window, 10 9 cycles, and fast reset and set speeds of ∼20-25 ns [50] . Another work using nanocrystalline grains of less than 5 nm formed by PVD GST with doping has exhibited the very low write currents of 20 µA for a 35-nm-diameter mushroom cell while maintaining an endurance of 10 11 cycles, with the tradeoff being a lower ON/OFF ratio of 10. The authors claim that the main reason for the different performance compared with sputtered GST was that the switching occurred between grains instead of in the bulk [63] . However, this may also mean the device characteristics may have substantial deviceto-device variation as device size scales down.
The commonly measured endurance of PCM limits its use as a memory-type SCM, and endurance is one of the issues, which a proper material choice can impact most. There are two key failure mechanisms for GST-based phase-change materials. The first failure mode is void formation between the bottom electrode and the phase-change layer contact. Essentially, each programming cycle changes the material density and thus volume occupied by the phase-change layerthere is significant atomic motion at each programming cycle. Over prolonged cycling, a void can eventually form and cause the device to be pinned in a high-resistance state [66] - [68] . The second failure mechanism is the phase segregation of the Sb atoms toward the site of most heat generation-the contact region between the bottom electrode and the phase-change layer. This causes the switching region to become Sb-rich, which has lower crystallization temperatures and thus pins the PCM in the low-resistance state, since the Sb-rich region always crystallizes [66] , [67] , [69] . Several works using PVD or ALD phase-change layers showed endurances >10 10 -10 12 cycles [32] , [33] , [63] , [70] . PVD-based samples have less atomic movement, since switching occurs at the grain interfaces. ALD samples leverage small confined ALD phasechange regions where the entire volume is melted, and thus, the atoms remix after each cycle [33] , [71] . Another novel solution regarding endurance is the use of an in situ-selfannealing pulse, which involves using long >100-µs pulses to anneal and rejuvenate cycled cells [72] . Additionally, devices using a surfactant layer to surround the phase-change layer prevent voids from forming and push the switching region to the center of the PCM material. Moving the switching region toward the center allows the phase segregation to occur within the first 10 cycles, but forces it outside of the switching region. This is because the Te and Sb atoms were able to segregate above and below the switching region, respectively. This formed a diffusion force, which prevented further phase segregation in the switching region. Devices were able to maintain a stable stoichiometry, even after multiple cycles. High endurances cycles >2 × 10 12 were measured, with devices still switchable after 7 × 10 14 reset pulses [73] . Improving the endurance of PCM will open up several new opportunities to operate at DRAM levels of write frequency and be useful for a memory-type SCM.
E. Multiple Levels per Cell
One of the key enablers for increased density in NAND flash was the implementation of MLC. In order to have MLC, there must be a wide range of unique, tightly distributed programmed resistance levels. For PCM, one of the biggest difficulties of attaining MLC stems from the resistance drift. Resistance drift is a unique phenomenon where immediately after the PCM is programmed to the high-resistance amorphous phase, the cell undergoes a gradual resistance increase over time. The resistance increase is caused by released stress created from the volume expansion induced by the phase transformation [74] - [76] . Fig. 5(a) shows the resistance change as a function of time for various programmed resistance states. The amorphous resistance drifts logarithmically with time to a higher value immediately after the reset pulse is removed, following the power law R = R 0 × (t/t 0 ) γ where R and R 0 are the present and initial resistances, t and t 0 are the present and initial times, and γ is the drift exponent [77] . The drift exponent strongly depends on temperature [78] and the volume of the amorphous region [79] . Typically, higher temperatures and larger amorphous volumes have larger drift exponents [80] . The issue with resistance drift is that the amount of resistance change has variability both between writes and between differing cells, making the expected resistance hard to predict and unstable. One proposed solution to this is to perform "refresh" operations and rewrite the cell periodically, similar to DRAM, but this will likely reduce the device endurance as the cell is constantly reprogrammed [81] , [82] . More likely solutions involve either using novel structures [83] , grain-size engineering [84] , or drift-invariant read techniques [85] - [87] . These techniques will be discussed further in Section IV-E.
IV. FUTURE OUTLOOK FOR PCM RESEARCH
Moving forward, there are several prospective ideas, which echo previous research themes and can help further improve PCM devices. As mentioned earlier, the primary areas, which remain to be improved in order to enable either memory-type or storage-type PCM, are increasing device density, lowering power consumption, reducing thermal crosstalk, improving set speeds, and raising endurance. To attain these goals, the following solutions have been proposed. 1) Further Scaling: Continued scaling of device size toward <10 nm resulting in energy and current reduction to the single-digit pJ and µA range. 2) Novel Cell Designs: 3-D bit-cost-scalable PCM cell designs for increased density and reduced cost compared with the 2-D counterparts, surfactant surrounded confined cells which both reduce drift and cause early segregation for high endurance with >10 12 cycles, and 2-D materials inserted at the heater/phase-change layer interface to act as thermal barriers and selectors.
3) Thermal Engineering: Further thermal confinement that may achieve 10-100× further reduction in reset power. 4) Superlattice Materials: Exploration of superlattice phase-change materials that enable 10 ns set times and significant reset current reduction <1 MA/cm 2 current densities. 5) Controlling Drift: Surfactants, grain engineering, or read measurement techniques to mitigate resistance drift and enable MLC.
A. Scaling Trend-Toward <10-nm Devices
As mentioned in Section III-A, PCM reset energies decrease with the feature size, even at extremely small 2-nm dimensions as shown in Fig. 3 . Given the difficulty in lithographically patterning at these small dimensions, researchers created PCM structures using CNTs as contact electrodes [28] - [30] . These PCMs show extremely low reset energy and currents toward the single pJ and µA range, as predicted from physics and the experimental trend of larger devices. In addition, Jeyasingh et al. [88] have explored the switching of nanoparticle GeTe PCM devices, and found that the phase-change materials with 1.8 nm ± 0.44 nm diameter nanoparticles could still switch, providing additional evidence that PCM could scale down to <2.5 nm. In addition, thermal disturb of neighbor cells will likely not be an issue moving forward as engineering of the thermal boundary resistances between memory cells has already provided enough immunity for devices with 45-nm feature sizes [89] . As PCM continues to scale down, thermal disturb does not become worse, since the reset energy scales with feature size squared. So far, PCM does not have any major physical limitations to scaling. Instead, it is likely that lithography or the selector device will be the bottleneck for PCM scaling.
B. Cell Design-3-D PCM, Surfactant Confined, and 2-D Integrated Cells
Three main device structures directions have arisen in the last four years, which show promise to further increase density or improve the endurance of PCM devices: 3-D PCM, surfactant coated pillar cells, and PCM with 2-D materials at the heater/phase-change layer interface. The 3-D stacking can reduce the cost of PCM devices, since the peripheral circuitry requires a constant number of process steps while the steps to deposit each layer increase linearly with the number of layers. Therefore, stacking layers lower the overall cost/bit, especially if the cost of the peripheral circuitry is large compared with the memory stacks. The competing effect, which limits the number of layers, is that each step decreases the overall yield of the array [90] . One interesting 3-D structure, which is starting to enter the market, is the 3-D-XPoint [25] , [91] , shown in Fig. 6(a) . The 3-D-XPoint has multiple memory cells stacked vertically that alternately share either wordlines or bitlines with the stack above them. At this time, it is not clear if this structure is using PCM or another nonvolatile memory, but it is generally speculated that it involves the previously announced PCM + Ovonic threshold switch selector structure [52] . Because this structure involves a lithography and patterning step for each layer, the number of layers will likely be limited to the single digits (exact number depends greatly on the yield and cost of each step required). A more impactful cell design if implemented would be the 3-D vertical chain-type cell (3-D VCC) proposed by Kobayashi et al. [53] , [54] Fig. 6(b) shows an example of the 3-D-VCC structure. To date, this is one of the few proposed bit-cost-scalable designs of 3-D PCM. The primary benefit of such a design is that the phase-change stack can be formed in a single lithographic step, meaning the cost per additional memory layer is very low. The optimal number of layers for this structure is estimated to be around 30-100 layers [90] . This 3-D PCM consists of a pillar of PCM devices in parallel to a poly-Si transistor chain. Thus, the transistors can be turned ON or OFF to address individual phase-change bits along a pillar. Similar to 3-D NAND, moving into the third dimension can increase density and further drive down costs. However, unlike NAND flash, which must adopt a 3-D structure, since the devices are reaching a physical scaling limit due to number of stored charges, this structure is proposed to improve density at low cost. Calculation of the exact cost per processing steps and yield are important factors to identify the optimal number of layers [90] . A fundamental physical limitation on the total number of layers remains as an open research topic to be explored.
Another innovative structure has been proposed by Kim et al. [73] , [83] , which involves using a surfactant layer to surround the phase-change layer. The surfactant layer helps reduce the resistance drift (discussed in Section IV-E), prevents voids from forming, and pushes the switching region to the center of the PCM material, thereby increasing the endurance. As mentioned earlier, these devices also have high endurance (>2 × 10 12 ), since the switching region is able to maintain a stable stoichiometry and voids do not form [73] . This demonstration opens up an interesting new space of exploring different surfactant materials or other PCM encapsulations. Furthermore, it shows that the device structure design to reduce phase segregation in the switching region can be used to improve endurance.
In a separate approach, we are currently exploring the use of 2-D material interface as both a selector device and thermal barrier. While most concerns for selector devices focus on maximum current density and ON/OFF ratio, providing a selector device that minimizes its impact on the cell is also Data showing the reset current as a function of contact area and equivalent diameter. The data in red are from a work based on extremely small dimensioned CNT contacted PCM [92] , while the other reported works are from various literature sources [26] . The adiabatic (assuming no heat loss) minimum energy and corresponding reset current theoretically possible are also plotted. Adapted from [92] . (b) Ongoing work, measured reduction in reset energy when using a lower thermal conductivity dielectrics for confined cell as described in [58] and [93] . A >50% reduction in reset energy is attainable by using multilayer dielectrics.
important. In [57] , a novel cell using a graphene interface layer showed that a 2-D material could lower the current requirement of a mushroom PCM cell due to strong thermal confinement [57] . However, in this case, the graphene does not provide any selector capability. Fortunately, several other 2-D materials exist, such as hexagonal boron nitride and MoS 2 . Stacks of these 2-D materials may form H-shaped tunnel barriers, which have high current-voltage nonlinearity suitable for two-terminal selector. If one of these materials or a stack of materials could be used to create a selector device, it might also help lower the current requirement needed to switch the cell because of the thermal confinement.
C. Thermal Engineering-Improving Thermal Confinement
During reset programming, most heat is lost into the surrounding area. As mentioned before, thermal engineering can help reduce the energy lost. In an analysis done by Xiong et al. [92] , if we consider total power required to heat up and melt the PCM, assuming no heat loss to other paths (adiabatic lower limit), and compare it with the total PCM power at different dimensions, the total switching current required is about 2-3 orders of magnitude lower than the actual current measured in most devices [92] . Fig. 7(a) compares the reset currents measured in various works and the adiabatic lower limit. It is unlikely that the power will ever be that low, since heat will have to conduct away quickly from the device to form an amorphous state. Yet, this analysis identifies that there is significant opportunity for further reduction in power consumption.
Specifically for confined cells, we are currently working on and fabricating devices, which reduce heat loss through the dielectric to reduce the write energy [38] , [58] , [93] . We implemented a multilayer Al 2 O 3 /SiO 2 dielectric stack [38] , which shows significantly less thermal conductivity, to replace the dielectric. The expected reduction in reset energy is shown in Fig. 7(b) . Further energy reduction can also be obtained by using more thermally resistive dielectrics or air gaps. An additional benefit of reducing heat loss in the dielectric is that the crosstalk between cells is further reduced.
D. Material Exploration-Superlattice PCM and Atomic Motion
Superlattice PCM shows very exciting new effects as the inherent physics behind switching is believed to derive from the interfaces in the superlattice and can be different from the conventional phase-change materials, such as GST. One of the simpler proposed superlattice structures uses SnSb 4 /SiO 2 [94] . With this structure, the effective volume being heated is halved and the SiO 2 layer confines the heat in the phase-change layers, thereby reducing the power and improving the retention of the device. Using this structure, the write voltage is reduced compared with GST [from 3.6 V (1000 ns) to 2.8 V (500 ns)] [94] . Another superlattice structure with GeTe/Sb 2 Te 3 showed inherently different switching physics. The switching does not occur in the volume of either superlattice layer. Rather, in the proposed model, Ge bonds at the superlattice layer interfaces break and form, causing the change in resistance [64] , [95] . It is suggested that because of the limited atomic movement, the GeTe/Sb 2 Te 3 superlattice structures showed significant improvements in reset current as well as set speeds. With 50-nm-diameter devices, extremely low 70-µA reset currents or ∼0.9-MA/cm 2 current densities and ultrafast 10-ns set speeds were measured [64] . Additionally, for 180-nm feature sized devices, a 50% reduction in current and 40% reduction in reset voltage were measured compared with the GST devices [65] . The details of the physics of switching for the superlattice phase-change materials remain to be fully explored. Superlattice phase-change materials potentially offer new opportunities for novel physics with switching at the interfaces instead of in the volume, which can inherently change the performance of phase-change devices. There remains a wealth of different options and materials that must be explored; there is strong evidence that materials engineering will continue to show significant set time reduction and reset current reduction.
Understanding atomic motion and phase segregation of the materials after switching can greatly improve the endurance of PCM devices. Various works have measured the tunneling electron microscopy/electron energy loss spectroscopy atomic distribution as deposited and after programming and found that atomic motion starts after a few cycles [66] , [73] . The effect of the stoichiometry shifts on thermal and electrical properties, such as melting temperature, thermal conductivity, and electrical conductivity, remains unclear/highly convoluted. To improve endurance, previous works have designed cells to minimize atomic motion in the critical switching region [32] , [73] or develop phase-change materials, which restrict atomic motion and do not change stoichiometry during programming [63] , [70] . But materials, which improve performance after cycling, or are deposited to undergo atomic motion toward an improved stoichiometry, remain to be explored. Continued investigation of phase-change materials, specifically after undergoing switching cycles, will help improve endurance.
E. Multiple Levels per Cell-Drift Engineering
Many techniques have been proposed to enable MLC. The most successful techniques are metal surfactant alter-nate conduction paths [83] , grain-size engineering [84] , and drift-invariant read techniques [85] - [87] . Using a metal surfactant layer around the GST layer has resulted in a 6× reduction in drift exponent and provides an alternate read current path to improve resistance stability. Fig. 5(b) shows the measured resistances for a device using a surfactant layer. Using such a surfactant layer significantly reduces the drift [83] . GST with smaller grain sizes (from 17 to 10 nm) has shown a 2× reduction in drift exponent as smaller grains have higher surface to volume ratios and thus allow the atoms to efficiently relax without causing large changes in resistance [84] . Finally, the use of different metrics to distinguish the multiple memory states instead of reading the voltage/resistance can yield drift invariant states. In particular, two works [85] , [86] identified the M parameter as a useful metric to determine the bit state. The M parameter is the time required to reach a threshold current during a linear voltage ramp, which is weakly dependent on the drift activation energy and instead only depends on the effective amorphous thickness. Measuring M showed a linear time dependence with drift activation energy instead of exponential time dependence, as is the case with the measuring resistance of the PCM device [85] , [86] . All of these techniques can be used together to reduce the resistance drift and have time-invariant measurable states and enable MLC, potentially up to 3 bits per cell.
V. CONCLUSION
PCM is a top contender for the future of nonvolatile memory, preceded by more than 45 years of investigation. The primary products/applications, which PCM will impact, are memory-type or storage-type SCM [7] , [8] , embedded memory [16] , as well as neuromorphic computing [21] - [24] . In particular, for an SCM application, PCM must improve in the following areas: density, reset power/current density, endurance, set speed, and crosstalk/reliability. We have identified five research areas that address these issues. 1) Scalability of PCM and the Inherent Benefits: PCM has shown high scalability with <2-nm nanoparticles and CNT contacted devices. So far, there has been no physics, which limits the switching of PCM devices at the nanometer scale. The main limitation toward highly scaled devices appears to be lithography. In addition, the reset current/power required decreases with relevant melting region, and scales inversely with the feature size, allowing low-power devices as devices scale down. 2) Cell Design Choices: Various cell designs, such as mushroom, confined, and edge contacted cells, have been created, which minimize current required for reset switching and enable high 4-6 F 2 packing density.
The most-promising cell structures minimize the phasechange volume melted and focus the current density and Joule heating in and around the phase-change layer to enable effective heating and low-power switching. Continued efforts are required to integrate selector devices, enable 3-D structures, and maintain MLC with high density in a cell array. 3) Thermal Engineering: Highly insulating thermal designs have shown strong reset power reductions up to 90% less than poorly insulated devices. By reducing the heat lost into the surrounding structure, cells are able to attain the melting temperature using much lower switching energies as well as preventing thermal crosstalk between cells. Future work looks to reduce the power further by 1-2 orders of magnitude by introducing low thermal conductivity materials at the bottom electrode and as the isolation dielectric while also implementing high thermal boundary resistances. 4) Material Exploration: New materials have enabled fast 80-ns set times, 10 12 endurances, <1-MA/cm 2 current densities, and high 220°C ten-year retentions. One promising area to further reduce current density and set times (to ≤10 ns) is driving the switching physics from occurring in the bulk to the interface, by using either superlattice layers or grain engineering of the phasechange layer. To improve endurance, understanding the atomic motion after programming to preventing phase segregation and void formation is key. There remains a wealth of different material options available, with the main challenge involving choosing the correct material for the application desired. 5) Multiple Levels for Each Memory Cell: Three bits/cell seem very possible, with recent improvements in reducing drift. Specifically, the impact of resistance drift has been reduced by controlling the conduction path in the high-resistance state to go around the phase-change layer or by using unique reading techniques, which are drift invariant. These techniques, however, require paradigm shifts in how PCM cells normally operate and will require much effort to reoptimize the cell. Overall, PCM has a very promising future as an SCM, with many of its key issues having plausible and effective engineering solutions.
